

MODEL:		REV:	CHANGE LIST:	MODEL : ZL5 MB		
ZL5 MotherBoard	1A		FIRST RELEASE	PAGE	FROM	TO
	2A		01. Page2 : Unstaff R202 for correct clock setting 02. Page3 : Delete JP2, Unstaff C561 and C559 ~ C562, C567 change P/N to CH6101M9A07 due to the height limitaion 03. Page5 : Change DDR MD terminator resistor array to 56ohm 4P2R type 04. Page9 : Change R20 to 6.2K, Unstaff C13 05. Page10 : Modify the CRT circuit due to the bad signal quality of CM2009 (Delete U1, Add D25, D28 ~ D32, Q35, Q36, R405, R404, R406, U31, U32) 06. Page11 : RN5, RN7, RN8, RN11, RN20, RN21 change P/N to CJ282084N01 07. Page12 : Modify the power good circuit (Delete D15, Add R402, R403) 08. Page16 : Modify the lan led circuit to fit to the right led color definition (R350, R353 change to pull high, Add D26, D27, CN3 change footprint) 09. Page17 : CN7, CN8 change footprint 10. Page19 : HOLE25 change to TOP layer 11. Page20 : Cancel the HOLD# ciruit (Unstaff R95, R111, D5, D7, Q17, Staff Q15, R99) 12. Page21 : SW2, SW3 change P/N to DHPPS11BD0 13. Page22 : Add PR123, PD16, PC149; PD13 change P/N to BC05FA20Z01; PU12 change P/N to AL001999W16 14. Page23 : PR63 change to 11K/F; PD15 change P/N to BC10QS04C01; Staff PC77 1000P 15. Page25 : PL8, PL9 change size to RC0805; PD8, PD9 change P/N to BC10QS04C01 16. Page26 : Unstaff PQ4; PR101, PR105 change P/N to CS31003B919; PU9 change P/N to AJ017720W06 17. Delete JP1, JP2 ~ JP6 18. U20 change P/N to AJ007600T25 19. L7, L8, L9, L10, L11, L12, L13, L14, L15, L16, L18, L24, L26, L27, L40, L43, L47, L48, L49, L50 change P/N to CX0QNT03004 20. PQ3, PQ4, PQ5, PQ6, PQ8, PQ9, PQ10, PQ12, PQ13, PQ14, PQ15, PQ16, PQ18, PQ24, PQ32, PQ33, PQ35, Q2, Q3, Q4, Q5, Q6, Q8, Q9, Q11, Q26, Q27, Q34 change P/N to BAM70020074	1	3A	3B
	3A		01. Page2 : Staff R176 33ohm for 302ELV clock 02. Page4 : Staff C131, C175, C188, C189 03. Page9 : Staff R295(0ohm), R294 change P/N to CS00002JB03, Unstaff Y4, C31, C554 for 302ELV clock; Add C710 ~ C713, R407 ~ R410 for EMI reserved. 04. Page10 : D17 change p/n to BC05FA20Z01 to enlarge the current limit; L1 ~ L3 change p/n to CX808600101 for EMI 05. Page12 : C633, C634 change P/N to CH01806JB07 to adjust RTC accuracy; Add JP1 for RTC reset 06. Page15 : Add C709 07. Page17 : Unstaff CN8, CN10; Add C700 ~ C708 for EMI 08. Page19 : Delete HOLE18; Staff PAD4 for modem cable	2	3A	3B
	3B		01. Page17 : L36, R274, R279 change p/n to CX8HS121001; Staff R270, R273 100pF 02. Page18 : L54, L55 change p/n to CX8HS121001; Unstaff R260, R261, R265, R271, R278 03. Page19 : Staff PAD9(FDMK1004010) for EMI 04. Page22 : Unstaff PR112 for thermal shutdown working properly 05. Q2, Q3, Q4, Q5, Q6, Q8, Q9, Q11, Q18, Q26, Q27, Q34, Q35, Q36, PQ3, PQ4, PQ5, PQ6, PQ8, PQ9, PQ10, PQ12, PQ13, PQ14, PQ15, PQ16, PQ18, PQ24, PQ32, PQ33, PQ35 change p/n to BAN70020Z13	3	3A	3B
				4	3A	3B
				5	3A	3B
				6	3A	3B
				7	3A	3B
				8	3A	3B
				9	3A	3B
				10	3A	3B
				11	3A	3B
				12	3A	3B
				13	3A	3B
				14	3A	3B
				15	3A	3B
				16	3A	3B
				17	3A	3B
				18	3A	3B
				19	3A	3B
				20	3A	3B
				21	3A	3B
				22	3A	3B
				23	3A	3B
				24	3A	3B
				25	3A	3B
				26	3A	3B

**CLK-GEN**  
ICS 952801

Page 2

HOST 200MHz  
ZCLK 133MHz  
AGP 66MHz  
PCI 33MHz  
USB 48MHz  
REF 14.318MHz

**3V/5V**

Page 22

3V\_ALWAYS  
5VPCU  
3V\_S5  
1.8V\_S5  
3VSUS  
5VSUS  
+3V  
+5V  
15V

**2.5V/1.25V**

Page 23

2.5VSUS  
1.25VREF  
+2.5V  
DDR\_VTT

**1.2V/1.5V  
1.8V**

Page 24

+1.2V\_HT  
+1.5V  
+1.8V

**CPU CORE**

Page 25

VCC\_CORE

**BATTERY CHARGER**

Page 26

**DDR SO-DIMM**

Page 5

DDR 333

**CPU**  
AMD Athlon64  
SMT uPGA754

Page 3,4

HyperTransport  
16x16  
1600MT/s

**Thermal**  
Thermal sensor & Fan

**ZL5**  
Block Diagram

**NB**  
SIS M760GX  
(698 PIN BGA)

Page 6,7,8

DVO

**LVDS Transmitter**  
SIS302ELV

Page 9

RGB

**CRT**  
1x D-SUB 15-Pin

Page 10

**LCD**  
15" XGA/WXGA

Page 10

**HDD**  
Primary Master

Page 19

ATA 66/100

**ODD**  
Secondary Master

Page 19

ATA 66/100

**USB**  
3x connector

Page 15

USB 2.0

**MINI USB**  
(BLUETOOTH)

Page 15

**SB**  
SIS 963L  
(371 PIN BGA)

Page 11,12,13

PCI 2.2 133MB/s (33MHZ)

**CardBus**  
TI PC1410

Page 14

REQ0#, GNT0#  
INTB#, INTC# IDSEL : AD22

**Mini PCI**  
WLAN 802.11A/G

Page 15

**Antenna**

**PC Card**  
1x type-III

MII

**LAN PHY**  
RTL8201CP

Page 16

**Transformer**

Page 16

**RJ-45**

Page 16

AC'97 2.1

**MDC1.5**  
56K MODEM

Page 17

**RJ-11**

Page 16

**AC97 Codec**  
ALC203

Page 17

**MIC-In Jack**

**Line-In Jack**

**AMP**  
MAX9755

Page 18

**HP-Out Jack**

**Int. Speaker**

**Int. Keyboard**  
87-Key

Page 21

LPC

**EC**  
NS PC97551

Page 20

**Touch Pad**  
6-Button

Page 21


**BIOS**

Page 20




PROJECT : ZL5  
Quanta Computer Inc.


Size	Document Number	Rev
	<b>BLOCK DIAGRAM</b>	3B
Date:	Thursday, March 10, 2005	Sheet 1 of 26



### By-Pass Capacitors Place Close to Clock Generator



### Frequency Selection




CLK Table for SiS M760 ( Not For ICS ICS-952801)

SiS 755/M760 CLOCK										
(FS4)	(FS3)	(FS2)	(FS1)	(FS0)		CPU (MHz)	ZCLK (MHz)	AGPCLK (MHz)	PCI (MHz)	VCO (MHz)
0	0	0	0	0	200	66.66	66.66	33.33	400	400
0	0	0	0	1	200	100	66.66	33.33	400	400
0	0	0	1	0	200	133.33	66.66	33.33	400	400
0	0	0	1	1	200	166.66	66.66	33.33	1000	1000
0	0	1	0	0	233	66.66	66.66	33.33	466	466
0	0	1	0	1	233	93.2	66.66	33.33	466	466
0	0	1	1	0	233	133.28	66.66	33.33	933	933
0	0	1	1	1	233	139.8	69.9	33.33	699	699
0	1	0	0	0	266	66.66	66.66	33.33	266	266
0	1	0	0	1	266	106.4	66.5	33.33	532	532
0	1	0	1	0	266	133	66.5	33.33	532	532
0	1	0	1	1	266	159.6	66.5	33.33	798	798
0	1	1	0	0	200	133	50	33.33	400	400
0	1	1	0	1	200	114	66.66	33.33	800	800
0	1	1	1	0	200	142	66.66	33.33	1000	1000
0	1	1	1	1	200	160	66.66	33.33	800	800

SiS 755/M760 CLOCK										
(FS4)	(FS3)	(FS2)	(FS1)	(FS0)		CPU (MHz)	ZCLK (MHz)	AGPCLK (MHz)	PCI (MHz)	
1	0	0	0	0	180	135	67.5	33.75	33.75	
1	0	0	0	1	185	132.14	66.07	33.04	33.04	
1	0	0	1	0	190	135.71	67.08	33.93	33.93	
1	0	0	1	1	195	130	65	32.5	32.5	
1	0	1	0	0	205	136.66	68.33	34.17	34.17	
1	0	1	0	1	210	140	70	35	35	
1	0	1	1	0	215	129	64.5	32.25	32.25	
1	0	1	1	1	220	132	66	33	33	
1	1	0	0	0	66.66	66.66	66.66	33.33	33.33	
1	1	0	0	1	66.66	100	66.66	33.33	33.33	
1	1	0	1	0	100	100	66.66	33.33	33.33	
1	1	0	1	1	100	133.33	66.66	33.33	33.33	
1	1	1	0	0	133	100	66.66	33.33	33.33	
1	1	1	0	1	133	133.33	66.66	33.33	33.33	
1	1	1	1	0	166	100	66.66	33.33	33.33	
1	1	1	1	1	166	133.33	66.66	33.33	33.33	






CPU DDR/POWER I/F
















NB Hardware Trap has internal pull-down in SiS M760 chip






If Support SiS M760LV IVDD=1.5V



M760-4


Power










M760-5

Power

**LAYOUT:** Place HT bypass caps on topside near connected Lokar HT link.









**Place these capacitors under 760 solder side.**







**PROJECT : ZL5**  
**Quanta Computer Inc.**

















ID Select	: AD17
Interrupt Pin	: INTD#
Request Indicate	: REQ1#
Grant Indicate	: GNT1#






## CARDBUS SLOT



**PROJECT : ZL5**  
**Quanta Computer Inc.**






ID Select : AD22  
 Interrupt Pin : INTB# , INTC#  
 Request Indicate : REQ0#  
 Grant Indicate : GNT0#






**PROJECT : ZL5**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>MINI PCI/USB</b>	<b>3B</b>
Date:	Thursday, March 10, 2005	Sheet 15 of 26



1. You could simply connect RESETB to PCI Reset. And just discard R30, R28, C20.
2. If Wake on Lan feature is needed, you have to supply power from auxiliary power for all LAN-related circuit including RTL8201BL/CL/CP and MAC. In this kind of application, discard R29 and retain other components for one resetting upon power up.



Reserved for 8201CL/CP LED Mode  
Change to compatible with BL



COL R354 5.1K 4 VDD33



Reserved for ensuring  
8201BL/CL/CP latch to UTP Mode.


RXER R339 5.1K 4

Reserved for ensuring 8201CL/CP  
latch to normal operation mode.

CRS R341 5.1K 4














**PROJECT : ZL5**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>CODEC(ALC203)/MDC1.5</b>	3B
Date:	Thursday, March 10, 2005	Sheet 17 of 26














**PROJECT : ZL5**  
**Quanta Computer Inc.**


Size	Document Number	Rev
	<b>HDD/CDROM/SCREW</b>	<b>3B</b>
Date:	Thursday, March 10, 2005	Sheet 19 of 26

LDRQ#(pin 8) internal is no use

PCLK\_591 R117 \*22\_4 C249 \*10P\_4




[21] TBCLK  
[21] TBDATA  
[21] CAPSLED#  
[21] NUMLED#



[15] RF\_EN  
[15] BT\_POWERON#  
[24] VLDT\_ON  
[26] VRON  
[22,23,24] MAINON  
[22] SS\_ON

[15] RF\_EN  
[15] BT\_POWERON#  
[24] VLDT\_ON  
[26] VRON  
[22,23,24] MAINON  
[22] SS\_ON



[21] MX0  
[21] MX1  
[21] MX2  
[21] MX3  
[21] MX4  
[21] MX5  
[21] MX6  
[21] MX7  
[21] MY0  
[21] MY1  
[21] MY2  
[21] MY3  
[21] MY4  
[21] MY5  
[21] MY6  
[21] MY7  
[21] MY8  
[21] MY9  
[21] MY10  
[21] MY11  
[21] MY12  
[21] MY13  
[21] MY14  
[21] MY15

[21] TBCLK  
[21] TBDATA  
[21] CAPSLED#  
[21] NUMLED#



























[15] RF\_EN  
[15] BT\_POWERON#  
[24] VLDT\_ON  
[26] VRON  
[22,23,24] MAINON  
[22] SS\_ON

[15] RF\_EN  
[15] BT\_POWERON#  
[24] VLDT\_ON  
[26] VRON  
[22,23,24] MAINON  
[22] SS\_ON

[15] RF\_EN  
[15] BT\_POWERON#  
[24] VLDT\_ON  
[26] VRON  
[22,23,24] MAINON  
[22] SS\_ON

[15] RF\_EN  
[15] BT\_POWERON#  
[24] VLDT\_ON  
[26] VRON  
[22,23,24] MAINON  
[22] SS\_ON

[15] RF\_EN  
[15] BT\_POWERON#  
[24] VLDT\_ON  
[26] VRON  
[22,23,24] MAINON  
[22] SS\_ON



Should have a 0.1uF capacitor close to every GND-VCC pair + one larger cap on the supply.

ENV1  
BADDR0  
BADDR1  
BT\_POWERON#  
SHBM

I/O Address		
BADDR1-0	Index	Data
0 0	2E	2F
0 1	4E	4F
1 0	(HCFGBAH, HCFGBAL)	(HCFGBAH, HCFGBAL)+1
1 1	Reserved	

USBPWR\_ON#  
MBCLK  
MBDATA  
WIRELESS\_SW#  
BLUETOOTH\_SW#

WIRELESS\_SW#  
BLUETOOTH\_SW#

NBSWON#


SUSB#  
ACIN

SUSB#  
ACIN


CS#  
CE#  
WE#

BIU configuration should match flash speed used




INT K/B




TOUCH PAD







FAN CONTROL











PROJECT : ZL5  
Quanta Computer Inc.

Size	Document Number	Rev
	+1.5V/+1.8V/+1.2V	3B
Date	Thursday, March 10, 2005	Sheet 24 of 26

**WWW.AliSaler.Com**

